When you click on links to various merchants on this site and make a purchase, this can result in this site earning a commission. Affiliate programs and affiliations include, but are not limited to, the eBay Partner Network.
ASIC Design and Synthesis: RTL Design Using Verilog by Vaibbhav Taraate (English
- Item No : 146698767627
- Condition : Brand New
- Brand : No brand Info
- Seller : the_nile
- Current Bid : US $210.50
-
* Item Description
- By Vaibbhav Taraate. Author Vaibbhav Taraate. This book describes simple to complex ASIC design practical scenarios using Verilog. The book explains how to write efficient RTL using Verilog and how to improve design performance.
★ Recommended Products Related To This Item
♥ Best Selling Products in this category
